References Cited U.S. PATENT DOCUMENTS 3,968,486 7/1976 This invention pertains to analog-to-digital convert ers, particularly as implemented in a neural network.
Analog-to-digital converters are used in a wide vari ety of applications. Existing analog-to-digital convert ers are primarily of four types (although this listing is not intended to be exclusive): counter, successive ap proximation, integrating, and flash. A counter is rela tively slow, and can take up to 2 steps for an n-bit conversion, with an average of 2-1 steps. A succes sive approximation converter uses a single R2R resistor ladder, and takes in steps to make an n-bit conversion. An integrating converter, which measures the time elapsed until an increasing voltage ramp reaches the voltage of the input, is relatively accurate, but is expen sive and is considerably slower than a successive ap proximation converter. A flash converter is quite fast, accomplishing a conversion in essentially one step, but is expensive and requires 2-1 comparators in a single circuit for an n-bit conversion.
A neural network is a set of computational units whose interconnections are analogous to biological neurons. In general, any system whose interconnections resemble in some way those of biological neurons may be called a neural network. Each computational unit comprises a neuron, one or more inputs, and one or more outputs. An input for a neuron may be connected to the output of one or more other neurons. In some cases, a neuron may feedback on itself by connecting one of its inputs to one of its own outputs. Hopfield converter are somewhat difficult to imple ment, and would become unwieldy for a large number of bits. The Hopfield circuit also requires both negative and positive biases, and requires a relatively large num ber of components. The circuit dynamics are based on analog dynamics.
Lee and Sheu, "An Investigation of Local Minima of Hopfield Network for Optimization Circuits," IEEE International Conference on Neural Networks, pp I-45 to 51 (July 1988) give a modification of the Tank and Hopfield circuit. This circuit is essentially similar to that of Tank and Hopfield, with the addition of some correc tion circuitry to overcome some of the problems en countered by the Tank and Hopfield circuit.
SUMMARY OF THE INVENTION
The neural network analog-to-digital converter of the present invention is an asynchronous, rapid, easy-to implement converter using digital logic, and requiring to-digital converters currently on the market, except for the flash converter, taking an average of n/2 steps to perform an n-bit conversion. The novel converter gen erally requires fewer circuit elements than does the flash converter, and thus should be less expensive in mass production, particularly for large numbers of bits per conversion. In particular, compared with 2-1 comparators for the flash converter, the present con verter requires only in comparators, which can result in a significant savings due to the expense of comparators of sufficient speed and accuracy.
The circuit comprises a set of n neurons, or logic elements, one neuron corresponding to each bit The conversion generally proceeds sequentially from the most significant bit to the least significant bit, although in many cases multiple steps in the conversion can pro ceed simultaneously, thereby reducing total conversion time to an average of n/2 steps.
An R2R resistor ladder is associated with each neu ron, and generates an analog voltage which is the sum of (a) the analog voltage which would correspond to the associated bit if that bit had value 1, and (b) the analog voltages corresponding to all the more signifi cant bits which have value 1, but not corresponding to those which have value 0. By comparing the voltage thus obtained to the analog input voltage, a decision is made as to whether he particular bit in question is 0 or 1.
The neural network configuration of his analog-to digital converter is simpler to implement than are prior neural network analog-to-digital converters, having only two resistance values for the required resistors. It does not require both positive and negative biases. The prior neural network analog-to-digital converters re quire a greater number of different resistance values, and become unwieldy for large values of n, the number of bits in he conversion. It is believed that the neural network analog-to-digital converter of the present in vention has less difficulty with noise than do previous neural network analog-to-digital converters.
No clock is required to time individual bit conver sions. The converter may be scaled to any number of bits, the limitations on such a scaling arising primarily from the precision or uniformity of the resistors, and from the accuracy or resolution of the comparators. This converter is well suited for implementation on a single LSI or VLSI circuit, with very short sample times-perhaps in the GHz range. An input voltage of 6.5 V will illustrate how the circuit operates. Analog input 1 received the 6.5 V input. For a reliable conversion, the input signal should be sampled ind held constant until the converter indi cates completion. This held analog input signal of 6.5 V was transmitted to the (+) leads of each of the compar ators 2(a) through 2(d).
R2R ladders 11 of resistors 7 (R); 8, and 8(a) through 8(d) (2R) provided inputs to the (-) leads of compara tors 2(a) through 20d). Initially, as will be seen below, zero voltage was supplied to R2R ladders 11 from each of the buffers 6(a) through 6(d). Thus the only voltages initially supplied to R2R ladders 11 were the high volt ages (16 volt) continually supplied to the 2R resistors 8(a) through 8(d). Similarly, 2 volts corresponded to the third most signifi cant bit, and 1 volt to the least significant bit. Thus at all times the (-) lead of comparator 2(a) received 8 volts plus the sum of any voltages corresponding to buffers 6(b), 6(c), and 6(d); that of comparator 20b), 4 volts, plus the sum of any voltages corresponding to buffers 6(a), 6(c), and 6(d); that of comparator 20c), 2 volts, plus the sum of any voltages corresponding to buffers 6(a), 6(b), and 6(d); and that of comparator 2Cd), 1 volt, plus the sum of any voltages corresponding to buffers 6(a), 6(b), and 6(c).
Therefore the voltages initially seen by comparators 20a), 20b), 2(c), and 2Cd) were 8, 4, 2, and 1 volt, respec tively. When reset oscillator 3 transmitted a high signal, the corresponding leads to AND gates 4(a) through 4(d) went high. The output of comparator 20a) was low because its (--) input, 6.5V, was less than its (-) input, 50 8 V. This low output was transferred to three new inputs: to the input of buffer 9(a), which in turn signaled that 0 was the most significant bit; to the corresponding input to AND gate 4(a), whose output was therefore low; and to the corresponding input of XNOR gate 5(a). The low output of AND gate 4(a) was also input to buffer 6(a), which thus stayed low, and the voltages input to the (-) leads of comparators 2(b), 20c), and 2Cd) remained unchanged. XNOR gate 5(a) then had two low inputs, so its output was high.
Comparator 20b) then had 6.5 V at its (--) lead, and 4
V at its (-) lead, so its output was high This high out put was sent to three places: to buffer 9(b), which in turn signaled that l was the second most significant bit; to the corresponding inputlof XNOR gate 5(b); and to the corresponding input of AND gate 4(b). The output of AND gate 4(b) was thus high, and buffer 6(b) went high and contributed 4 volts to the total inputs to the (-) leads of comparators 2(c) and 2(d). XNOR gate 5(b) then had two high inputs, so its output was high.
Comparator 20c) then saw 6.5V at its (--) lead, and 6
V at its (-) lead; 4 volts from buffer 6(b), and 2 volts from 2R resistor 8(c), so its output was high. Similarly to the events described for comparators 2(a) and 2(b), buffer 9(c) then indicated 1 for the third most significant bit, and buffer 6(c) went high. Comparator 2Cd) then saw 6.5V at its (+) lead, and 7 V at its (-) lead: 4 volts from buffer 6(b), 2 volts from buffer 6(c), and 1 volt from 2R resistor 8(d), so its output was low. Similarly to the events described for compara tors 20a), 20b), and 2C), buffer 9(d) indicated 0 for the least significant bit, and the result of the conversion was 0110. An optional completion signal from AND gate 12 may then mark the end of the conversion.
For simplicity, the above discussion assumed that the conversion proceeded sequentially, bit-by-bit, from the most significant bit to the least significant bit. However, one advantage of the present invention is that in some cases more than one step in the conversion can occur simultaneously, reducing total conversion time.
The capacitors 10(a) through 10(c) were needed in the breadboard embodiment of the present invention built and tested by the inventors to slow the effective speed of the gates; otherwise, the gates acted more rapidly than the comparators, leading to erroneous results. If the delay time of the comparators were shorter than that for the gates, then the capacitors 10(a) through 10(c) could be eliminated from the circuit. The capacitors 10(a) through 10(c) delay propagation of the signal from the corresponding XNOR gates 5(a) through 5(c) to the input of the following AND gates 4(b) through 4(a) only when there is a change in the XNOR's output. Otherwise, the capacitors do not affect the conversion or delay it.
One embodiment of a circuit according to the present invention is a circuit comprising:
(a) an analog input for receiving an analog input volt age;
(b) a plurality of n logic elements connected to said analog input, wherein n is an integer greater than 1, and wherein for each integerk greater than or equal to 1 and less than or equal to n, the kth logic element comprises:
(i) a comparison voltage input for receiving a kth Another embodiment of a circuit according to the present invention is a circuit comprising:
(b) a plurality of n logic elements connected to said analog input, wherein n is an integer greater than 1, and wherein for each integer k greater than or equal to 1 and less than or equal to n, the kth logic element comprises: A voltage is "substantially proportional" to a particu lar number if the voltage is equal to the product of that number multiplied by a constant; or if the voltage dif fers from that product by an amount sufficiently small that the output of the voltage comparison is the same as it would be if the voltage exactly equaled that product; or if the difference between the voltage and that prod uct is less than a certain tolerance which is considered acceptable in a particular environment in which the analog-to-digital converter is used.
The distribution of conversion times has been ob served to be a binomial distribution with means n/2. Note that this is the distribution of conversion times over all possible input voltages; of course, the number of steps required for the conversion of a particular input voltage is not random, but deterministic.
This neural network analog to digital converter is well-suited for implementation on an LSI or VLSI chip. In particular in FIG. 1 , it will be seen that all resistors in each R2R ladder "further" from the corresponding comparator 2(a) through 20c) than the associated 2R resistor 8(a), 8(b), or 8(c) are "redundant' in this sense.
Thus the "redundant' resistors in each R2R ladder 11 (except in the R2R ladder corresponding to the least significant bit) could optionally all be replaced with a single equivalent resistance. This replacement would simplify the circuit, in the sense that he circuit would then have fewer elements, but would complicate it in the sense that a greater number of different resistance values would then be required.
An "AND" gate is a circuit element comprising an output and one or more inputs, where the output is "true" if and only if all the inputs are "true," and where the output is false otherwise. An "XNOR" gate for present purposes is defined to be a circuit element com prising an output and one or more inputs, where the output is true if and only if all inputs are identical, and is otherwise false. A comparator is a circuit element comprising first and second analog inputs, and a digital output, where the output is true if the voltage at the first analog input is greater than the voltage at the second analog input, and where the output is false if the voltage at the first analog input is less than the voltage at the Second analog input.
Techniques known in the art for speeding up tradi tional A/D converters could also be applied to the present invention-for example, pipelining, sectioning, etc.
It is intended that this invention be construed to in clude any equivalents to the descriptions contained in the specification and claims, such as would result from a transformation of logic elements by DeMorgan's The orem or as would result from substituting equivalent circuit elements.
It is intended that the apparatus claims be interpreted to read only on physical apparatus and not to read on any purely abstract mathematical formula or algorithm which is not embodied in some physical apparatus. It is intended that the process claims be interpreted to read only on processes implemented in physical apparatus, and not to read on any purely abstract mathematical formula or algorithm which is not embodied in some physical apparatus.
We claim:
1. A circuit comprising: (a) an analog input for receiving an analog input volt age; (b) a plurality of n logic elements connected to said analog input, wherein n is an integer greater than 1, and wherein for each integer k greater than or equal to 1 and less than or equal to n, the kth logic element comprises: 
